Technology & Networking in Silicon Valley & the SF Bay Area: Upcoming Meetings, Courses and Conferences
TUESDAY February 26
SCV Product Safety Engineering Chapter
Speaker: Peter Tarver, Sanmina-SCI Corporation
Time: Optional dinner: 5:45 PM at El Torito; Presentation at 7:00 PM at Bowers Cafe
Cost: $5 for IEEE members, $10 for non-members
Place: Socialize at El Torito Mexican Restaurant, 2950 Lakeside Drive, Santa Clara; talk is at Applied Materials, Bowers Café, 3090 Bowers Ave, Santa Clara
RSVP: not required
Web: www.ewh.ieee.org/r6/scv/pses
Does your equipment EVER connect to a Telecommunication Network? You think so? You’re not sure?? Find out what NRTLs will expect you to do! Tonight’s “advanced” topic on TNV circuits (more…)
TUESDAY March 18
SCV Nanotechnology Chapter
Speaker: Dr. Dimitri Novikov, CTO, Atomistix, Inc.
Time: Registration & light lunch 11:30 AM, Presentation at Noon
Cost: IEEE Members and Students $5, Non-Members $10
Place: National Semiconductor, Bldg E-1 CMA Room, 2900 Semiconductor Drive, Santa Clara
RSVP: from the website
Web: www.ieee.org/nano
Atomic-scale modeling is becoming an important step in the process of designing novel advanced electronic devices, especially at the nanoscale size. Modeling R&D efforts are growing much faster than experimental research. One of the most prominent areas (more…)
MONDAY March 3
SF Power Engineering Chapter
Speaker: Stephen T. Lee, senior technical executive, Electric Power Research Institute
Time: Noon
Cost: none for IEEE members, $5 for non-members (includes lunch)
Place: CPUC Building, Courtyard Training Room, 505 Van Ness Ave., San Francisco
RSVP: required by Feb. 29th, by phone or email to Chuck Magee, pesnews@yahoo.com, 415-703-4683 (for lunch count)
Web: www.e-grid.net/docs/0803-sf-pes.pdf
Holistic planning is a new concept that recognizes the reality of today’s fragmented organizational structures of the power industry and is a philosophy and methodology that attempts to reap the benefits of optimal resource allocation without reverting to a fully integrated and highly regulated environment. (more…)
Santa Clara University Graduate School of Engineering:
Open House - Learn about Graduate Courses & Programs
FIND OUT MORE! Come to one of these Information Sessions:
February 12 (Tues), 5:15 PM or March 11 (Tues), 5:15 PM
www.scu.edu/engineering/graduate
SCU’s School of Engineering offers masters and Ph.D. degrees, professional certificates, and Open University programs in Applied Mathematics, Computer, Electrical, Mechanical, Software Engineering, and Engineering Management. (more…)
Silicon Valley Engineering Council (SVEC)
Silicon Valley Engineers Week Banquet
– February 28, 2008 — Doubletree Hilton Hotel, San Jose
– Regular parking is validated — Reception 5:30 PM; Dinner 6:30 PM
Earlybird pricing through Feb 8th; more information at www.svec.org
We are seeking corporate and organizational sponsors for our scholarships!
Hall of Fame inductees will include Dr. Ernest Kuh (Engineering Dean Emeritus, UC-Berkeley), Stanley T. Myers (President & CEO, SEMI), W.J. “Jerry” Sanders III (Founder, Advanced Micro Devices). (more…)
Worcester Polytechnic Institute
Design and Test with Verilog and SystemC
– 10-week courses delivered online — Spring course starts in March
– 3 Units of Graduate-level instruction
For the full course outline, visit our website: cpe.wpi.edu/Corporate/advanc773.html.
Weekly lectures and discussion sessions: Two 45-minute weekly online lectures can be viewed at any time during the week of the lecture. Homework and exams are online. Each course starts with (more…)
FRIDAY February 8
SCV Electron Devices Chapter
Speaker: Dr. Joachim N. Burghartz, Institute for Microelectronics Stuttgart (IMS CHIPS)
Time: 5:15 PM (Social), 5:30 PM (Presentation)
Cost: none
Place: National Semiconductor Corp. Building E1, Conference Center, 2900 Semiconductor Drive, Santa Clara
RSVP: not required
Web: www.ewh.ieee.org/r6/scv/eds
In contrast to conventional thick silicon chips, ultra-thin chips will be the basis for new applications, such as 3D integrated circuits (3D-ICs) and plastic electronics. This talk will introduce and compare two generically different process technologies (more…)
THURSDAY March 27
SCV Components, Packaging and Manufacturing Technology Chapter
Speaker: Bernd Appelt, Director, Worldwide Business Development, ASE (U.S.) Inc.
Time: Lunch at 11:45 AM, Presentation at Noon
Cost: $15 if reserved by March 24; $20 at door
Place: Ramada, 1217 Wildwood Ave (Fwy 101 frontage road, between Lawrence Expressway and Great America Parkway), Sunnyvale
RSVP: by email with Ed Aoki, aoki.ed@gmail.com
Web: www.cpmt.org/scv
The continuing advancements in silicon technology are driving further innovation in flip-chip substrate technology. Market dynamics have lead to a de facto standardization of build-up technology for flip chip substrates for CPUs, graphics and gaming processors (more…)
WEDNESDAY February 20
SCV Power Engineering & Industry Applications Chapter
Speaker: Ben Banerjee, Power Quality Sales Application Engineer, Square D Company
Time: Dinner 6:00 PM, Presentation 6:45 PM
Cost: $25.00 IEEE members, $30.00 nonmembers, $10.00 students
Place: Ramada Inn, 1217 Wildwood, Sunnyvale
RSVP: to James Alvers, james.alvers@us.schneider-electric.com, 925-463-7115
Web: www.e-grid.net/docs/0802-scv-pes.pdf
Harmonic load is a major source of stress and inefficiency in an electrical system. It causes damage, downtime and expense. Typical power distribution systems at IT, industrial and commercial facilities include a large variety (more…)
WEDNESDAY January 30
SCV Technical Management Chapter
Speaker: Chris Sims, Founder, Technical Management Institute
Time: Directed Networking – 6:30 PM; Dinner at 7:00 PM; Presentation at 7:45 PM
Cost: $25 for IEEE member, $30 for non member ($5 more if not preregistered)
Place: Ramada, 1217 Wildwood Ave (Fwy 101 frontage road, between Lawrence Expressway and Great America Parkway), Sunnyvale
RSVP: on website
Web: www.ieee-scv-ems.org
Have you worked for a great manager? What were the qualities that made him or her stand out from the rest? What are the most important qualities or skills for an engineering manager to posses? Come share (more…)
[IEEE S.F. Bay Area Council - www.e-grid.net] [powered by WordPress .]
SUBSCRIBE: Get the e-GRID twice a month by email - upcoming IEEE SF Bay Area meetings, conferences.
20 queries. 0.348 seconds